Introduction to LTTPR

Link-Training Tunable PHY Repeaters
Link-Training Tunable PHY Repeaters

- What is a Link-Training Tunable PHY Repeater (LTTPR)?
- Why would you need a repeater?
- LTTPR features

- Example:
  ✓ Recognizing LTTPRs
  ✓ Link training with LTTPRs.
PHY Repeaters

• A **PHY repeater** is a device containing only the PHY layer of data receiver and data transmitter for cleaning up signal waveform distortion caused by transmission across a cable, connector, or circuit board traces.

• A PHY repeater does not contain encryption layer.

• A PHY repeater that is capable of adjusting its output for Link Training is called **Link-Training Tunable PHY Repeater**.
Why LTTPR?

High speed DisplayPort signal is distorted in many locations between the GPU and the display.
To maintain signal integrity the best option is to use PHY repeaters that equalize the signal via Link Training.
PHY Repeater Ensures Signal Integrity

• DisplayPort’s high 8.1 Gbps/lane bit rate requires an active cable with PHY repeaters for cable lengths exceeding 2 m.
• A USB Type-C cable longer than 1 m must have PHY repeaters to provide full performance.
  ✓ Desktop computer connections typically require 2 m cables.
• Docking stations or “mini-docks” of laptop computers and USB Type-C connected equipment also need PHY repeaters
LTTPR Features

- LTTPR contains DP RX and DP TX PHY and a signal retimer
- LTTPR contains means for tuning the PHY parameters during LT
- LTTPR has up to four main Link Lanes and full Voltage Swing and Pre-emphasis combinations
- Specific DPCD register range (F0000h – F028Fh) for LTTPR use
- Up to 8 LTTPRs can be placed in the data path between DP Source, DP Sink or DP Repeater devices
*) LTTPR can either control or only snoop the HPD signal
Two Operating Modes

Transparent Mode:
- Passes through all AUX transactions
- Snoops transactions to DPCD 00100h – 002FFh and updates output as needed

Non-transparent Mode:
- Replies to AUX transactions to LTTPR specific DPCD fields
- Passes through all other transactions
- Snoops transactions to DPCD 00100h – 002FFh and updates output as needed

DP Source controls LTTPR operating modes
LTTPR DPCD Registers

Link Configuration and Link/Sink Device Status
- All LTTPRs shall snoop AUX transactions to these registers
- LTTPRs in Transparent Mode shall update output as needed
- LTTPR1 in Non-Transparent Mode shall update output as needed

LT-tunable PHY Repeater DPCD Capability and ID Field
- Shared by all LTTPRs between a DPTX and DPRX
- All LTTPRs shall replay to AUX transactions to these registers

PHY_Repeater1 Configuration and Status
- Only LTTPR1 replies AUX transactions to these registers

PHY_Repeater2 Configuration and Status
- Only LTTPR2 replies AUX transactions to these registers

PHY_Repeater8 Configuration and Status
- Only LTTPR8 replies AUX transactions to these registers
• How does DP Source recognize the LTTPRs?
• How is the Link Training performed?
LTTPR Recognition

• Phase 1 (HPD is propagated):
  ✓ HPD is asserted by DP Sink. All LTTPRs pass the signal.

• Phase 2 (Repeater count and capabilities):
  ✓ DP Source reads DPCD F0000h to F0004h
  ✓ DP Sink replies with zero data
  ✓ LTTPR that receives zero count (LTTPR1) replaces it with its own data
  ✓ Each LTTPR update the data with their capabilities and increment the count

• Phase 3 (DP Sink capabilities)
  ✓ DP Source reads DPCD 00000h to 00002h
  ✓ DP Sink replies with its capability data
  ✓ Each LTTPR pass the information
LTTPR Recognition

1. Sink attached
   - Source Device: DP
   - Sink Device: LTPPRX
   - Source Device: LTPPRX
   - Sink Device: DP

2. Detect LTTPRs
   - Source Device: DP
   - Sink Device: LTPPR2
   - Source Device: LTPPR1
   - Sink Device: DP

3. Read sink capabilities
   - Source Device: DP
   - Sink Device: LTPPR2
   - Source Device: LTPPR1
   - Sink Device: DP
Link Training with LTTPRs

• DP Source performs full LT with each of the LTTPRs
  ✓ LT starts with repeater closest to DP Source and ends with repeater closest to DP Sink
• DP Source writes to LTTPR specific LT registers
  ✓ DP Sink and non-addressed LTTPRs reply AUX_NACK with M = 0
• DP Source reads LTTPR specific LT registers
  ✓ DP Sink and non-addressed LTTPRs reply AUX_ACK with zero or copy data
• The LTTPR closest upstream snoops the data and sets its output accordingly
• When all LTTPRs have been trained, DP Source LT with DP Sink
LT with LTTPR

1. With LTTPR2
   - DP Source Device
   - Link Training
   - LTTPR2
   - Sink Device
   - RT
   - F0060-F00AFh
   - AUX ACK
   - Data = 0
   - LTTPR1
   - Sink Device
   - RT
   - F0060-F00AFh
   - AUX ACK
   - Data = 0

2. With LTTPR1
   - DP Source Device
   - RT
   - F0010-F005Fh
   - AUX ACK
   - Copy Data
   - LTTPR2
   - Link Training
   - LTTPR1
   - Sink Device
   - RT
   - F0010-F005Fh
   - AUX ACK
   - Data = 0

3. With DP Sink
   - DP Source Device
   - RT
   - 102-10Eh
   - AUX ACK
   - Copy Data
   - LTTPR2
   - Sink Device
   - RT
   - 102-10Eh
   - AUX ACK
   - Copy Data
   - LTTPR1
   - Link Training
   - LTTPR1
   - Sink Device
   - RT
   - 102-10Eh
   - AUX ACK
   - Copy Data

*) Snoop data and update output for LT
Unigraf UCD-400 Tester Supports LTTPR

- **UCD-400 Features**
  - Test DisplayPort 1.4 / HBR3 Sinks, Sources and Repeaters
  - Capture and Source up to 8K@30 & 4K@120 video and audio
  - Verify HDCP 1.3 and HDCP 2.2 operation;
    - Run HDCP 2.2 Compliance Test
  - Monitor link status, set configuration parameters
  - USB 3.0 connected

- **UCD Console** GUI for debugging
- High level *TSI API* for easy integration
In order to perform Link Training with LTTPRs click here.
Thank You!

www.unigraf.fi
www.unigraf-china.cn
info@unigraf.fi